

AOZ18101DI-01/02

 $14 V 20 m\Omega$ Over-Voltage Protection eFuse with Built-in or External Control Blocking FET

General Description

AOZ18101DI-01/02 is a current-limiting over-voltage protection eFuse targeting applications that require front end protection at the input line. Both VIN and VOUT terminals are rated at 22V absolute maximum. There is a programmable soft-start feature that controls the inrush current for highly capacitive loads. It also has Input Under-Voltage Lock Out (UVLO), Input Over-Voltage Output Clamp (OVC), and Thermal Shut Down Protection (TSD).

AOZ18101DI-01/02 has built-in blocking FET for True Reverse Current Blocking (TRCB). For application flexibility, an external blocking FET control pin is also available if standalone MOSFET is preferred. It also features an internal current-limiting circuit that protects the supply from large load current. The current limit threshold can be set externally with a resistor. It will auto-restart after the fault conditions are released.

AOZ18101DI-01 is auto-restart version after fault condition. AOZ18101DI-02 is latch-off version after fault is detected. Both are available in small 3 mm x 3 mm 10-pin DFN package.

AOZ18101DI-01 is pin to pin compatible with TPS259241. AOZ18101DI-02 is pin to pin compatible with TPS259240.

Features


- 3.5 V to 14 V input voltage operating range
- 22 V abs max voltage rating on VIN and VOUT pin
- Typical R_{ON}: 20 mΩ
- 1A to 5A programmable current limit
- Built-in blocking FET for True Reverse Current Blocking (TRCB)
- Programmable output soft start time
- Fast Over Current Protection (OCP)
- Input Over-Voltage Output Clamp (OVC)
- Input Under-Voltage Lock Out (UVLO)
- Thermal Shut Down Protection (TSD)
- ±2kV HBM ESD rating
- ±1 kV CDM ESD rating
- IEC 61000-4-2: ±8kV on VIN and VOUT
- IEC 61000-4-5: ± 40 V on VIN, No cap
- IEC 62368-1: 2014 Certificate No US-40222-UL

Applications

- Servers
- HDD and SSD drivers
- PCI cards
- Networking



Typical Applications






Ordering Information

Part Number	Fault Recovery	Operating Voltage Range	Package	Environmental
AOZ18101DI-01	Auto-Restart	3.5 V – 14 V	DFN3x3-10L	RoHS
AOZ18101DI-02	Latch-Up	3.5 V – 14 V	DFN3x3-10L	RoHS



AOS products are offered in packages with Pb-free plating and compliant to RoHS standards. Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.

Pin Configuration



Pin Description

Pin Number	Pin Name	Pin Function		
1	SS	Soft-start control. Connect a capacitor C _{SS} from SS to GND to set the soft-start time.		
2	EN/UVLO Enable input. Active high. It can be used as UVLO by connecting resistor divider from VIN.			
3, 4, 5	VIN	Supply input. Connected to main power supply. They are internally connected together.		
6, 7, 8	VOUT	Power output. They are internally connected together.		
BFET External blocking FET gate control. This pin can be left open when it is blocking FET is used, connect this pin to the gate of the blocking FET.		External blocking FET gate control. This pin can be left open when it is not used. When external blocking FET is used, connect this pin to the gate of the blocking FET.		
10 ILIM Current limit set pin. Connect a 10 threshold.		Current limit set pin. Connect a 1% resistor RLIM from ILIM to GND to set the current limit threshold.		
		Ground. Connect to GND. For best thermal performance make the ground copper pads as large as possible and connect to EXP to the ground plane through multiple thermal VIAs.		

Rev. 1.1 August 2022 **www.aosmd.com** Page 2 of 14



Absolute Maximum Ratings

Exceeding the Absolute Maximum ratings may damage the device.

Parameter	Rating
VIN, VOUT to GND	-0.3 V to 22 V
VOUT to GND Transient <1 μs	-1.2V
EN/UVLO, ILIM, SS to GND	-0.3 V to 6 V
BFET to GND	-0.3 V to 22 V
Junction Temperature (T _J)	+150°C
Storage Temperature (T _S)	-65°C to +150°C
ESD Rating HBM All Pins	±2kV
IEC 61000-4-2: VOUT and VIN	±8 kV

Recommended Operating Conditions

The device is not guaranteed to operate beyond the Maximum Recommended Operating Conditions.

Parameter	Rating
Supply Voltage VIN, VOUT to GND	3.5 V to 14 V
BFET to GND	0 V to VOUT +6 V
EN/UVLO, ILIM, SS to GND	0 V to 5.5 V
Switch DC Current (I _{SW})	0 A to 5A
Junction Temperature (T _J)	-40°C to +125°C
Package Thermal Resistance	
DFN3x3-10L (Θ _{JA})	65°C/W

Electrical Characteristics(1)

 $\rm T_A$ = 25°C, VIN = 12 V, EN = 5 V, $\rm R_{LIM}$ = 100 k $\rm \Omega,$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units			
General									
V _{VIN}	Input Supply Voltage		3.5		14	V			
V_{UVLO_R}	Under-voltage Lockout Threshold	VIN rising	2.9		3.4	V			
V _{UVLO_HYS}	Under-voltage Lockout Hysteresis	VIN falling		250		mV			
I _{VIN_ON}	Input Quiescent Current	IOUT=0A		500		μΑ			
I _{VIN_OFF}	Input Shutdown Current	EN/UVLO=0V		125		μΑ			
V _{OVC}	Output Over Voltage Clamp	VIN = 17 V, I _{OUT} = 10 mA	14.0	15.0	16.5	V			
	0 11 01 5 11	VIN=12V, I _{OUT} =1A		20	20				
R _{ON}	Switch ON-Resistance	VIN=5V, I _{OUT} =1A		21		mΩ			
V _{EN_H}	EN Input Logic High Threshold	EN/UVLO rising	1.3	1.40	1.45	V			
V _{EN_L}	EN Input Logic Low Threshold	EN/UVLO falling	1.2	1.35	1.4	V			
I _{EN_BIAS}	EN Input Bias Current	EN/UVLO=1.8V	-100		100	nA			
	iming Characteristics			'		"			
t _{D_ON}	Turn-On Delay Time	From EN/UVLO > V_{EN_H} to VOUT = 0.1 V. C_{SS} = open		600		μs			
	Turn-On Time	C _{SS} =open		900		μs			
t _{ON}	(VOUT from 0.1 V to 11.7 V)	C _{SS} =1 nF		10		ms			
t _{D_OFF}	Turn-Off Delay Time	From EN/UVLO < V _{EN_H} to BFET=falling down to 12 V, C _{BFET} =open		0.5		μs			
t	BFET Turn-On Time	From EN/UVLO > V _{EN_H} to BFET=rising above to 12V, C _{BFET} =1 nF		1.3		ms			
t _{BFET_ON}		From EN/UVLO > V _{EN_H} to BFET=rising above to 12 V, C _{BFET} =10 nF		2.3		ms			



Electrical Characteristics(1)

 $\rm T_A$ = 25 °C, VIN = 12 V, EN = 5 V, $\rm R_{LIM}$ = 100 k $\Omega,$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
+	BFET Turn-Off Time	From EN/UVLO < V _{EN_L} to BFET = falling down to 12V, C _{BFET} = 1nF		6		μs
t _{BFET_OFF}		From EN/UVLO < V _{EN_L} to BFET = falling down to 12V, C _{BFET} = 10nF		50		μs
True Reve	erse-Current Blocking (TRCB)					
V _{T_TRCB}	TRCB Protection Trip Point	VIN – VOUT, VOUT rising		18		mV
t _{TRCB}	TRCB Response Time	VOUT - VIN > V _{T_TRCB} + 500 mV		1		μs
Over Cur	rent Protection (OCP)					
		R _{LIM} =150 kΩ	4.50	5.10	5.70	
		R _{LIM} =100 kΩ	3.46	3.75	4.03	A
I _{LIM}	Current Limit Threshold	$R_{LIM} = 45.3 k\Omega$	1.79	2.10	2.42	
		$R_{LIM} = 10 k\Omega$		1.00		
		R _{LIM} =0 or Open		0.75		
I _{OCP_FAST}	Fast OCP Threshold for Current Spike	Based on I _{LIM} value		160		%
t _{OCP_FAST}	Fast OCP Response Time	From IOUT > (I _{LIM} x 160%)		300		ns
Blocking	FET Driver					
I _{BFET}	BFET Driving Current	BFET=VOUT		10		μA
R _{BFET_DIS}	BFET Discharge Resistance			29		kΩ
	Shutdown (TSD)					
T _{SD}	Thermal Shutdown Threshold	Temperature rising		140		°C
T _{SD_HYS}	Thermal Shutdown Hysteresis	Temperature falling		30		°C


Note:

Rev. 1.1 August 2022 **www.aosmd.com** Page 4 of 14

^{1.} Guaranteed by characterization and design.



Functional Block Diagram





Timing Diagrams




Figure 1. Turn-on Delay, Turn-on and Turn-off Time




Figure 2. True Reverse Current Blocking (TRCB) Operation

Rev. 1.1 August 2022 **www.aosmd.com** Page 6 of 14



Timing Diagrams (Continued)




Figure 3. Current Limit Operation (AOZ18101-01 Auto-Restart)





Figure 4. Current Limit Operation (AOZ18101-02 Latch-off)


Rev. 1.1 August 2022 **www.aosmd.com** Page 7 of 14




Typical Characteristics

 $T_{A} = 25\,^{\circ}\text{C}, \text{ VIN} = 12\,\text{V}, \text{ EN} = 5\,\text{V}, \text{ C}_{_{\text{IN}}} = 10\,\mu\text{F}, \text{ C}_{_{\text{OUT}}} = 10\,\mu\text{F}, \text{ C}_{_{\text{SS}}} = 1\,\text{nF}, \text{ R}_{_{\text{LIM}}} = 150\,\text{k}\Omega, \text{ unless otherwise specified}.$







True Reverse Current Blocking Trigger (not external FET)








Over-Current Protection



Output Over-Voltage Clamp



Rev. 1.1 August 2022 www.aosmd.com Page 8 of 14



Typical Characteristics

 $T_{A} = 25~^{\circ}C,~VIN = 12~V,~EN = 5~V,~C_{IN} = 10~\mu\text{F},~C_{OUT} = 10~\mu\text{F},~C_{SS} = 1~\text{nF},~R_{LIM} = 150~\text{k}\Omega,~unless~otherwise~specified.$




Figure 5. Input Quiescent Current vs. VIN




Figure 7. ON Resistance vs. VIN




Figure 9. Input Over-Voltage Clamp vs. Temperature




Figure 6. Input Shutdown Current vs. VIN




Figure 8. ON Resistance vs. Temperature (VIN = 12V)




Figure 10. Current Limit vs. Temperature

Rev. 1.1 August 2022 **www.aosmd.com** Page 9 of 14



Detailed Description

AOZ18101DI-01/02 is a current-limiting power switch with under-voltage, over-voltage, over-current, reverse-current and thermal shutdown protections. The VIN and VOUT pins are rated 22 V abs max.

The device has True Reverse-Current Blocking (TRCB) features that will prevent undesired current flow from output to its input in either enabled or disabled state.

Enable and Under-Voltage Lockout

The EN/UVLO pin is the ON/OFF control for the power switch. The device is enabled when the voltage at EN/UVLO pin is higher than $V_{\rm EN_H}$ and the input voltage is higher than the under-voltage lockout threshold, VIN > $V_{\rm LIVI \ O \ B}$.

EN/UVLO pin can be biased with resistor divider network from VIN so that device enable will be tracking the input voltage. While disabled, the AOZ18101DI-01/02 draws 125 μ A from supply. EN/UVLO cannot be left floating.

Input Under-Voltage Lockout (UVLO)

The under-voltage lockout (UVLO) circuit monitors the input voltage. The power switch and the BFET for charging the gate of the external FET are only allowed to turn on when input voltage is higher than UVLO threshold (V_{UVLO_R}). Otherwise the switch is off.

Over-Voltage Clamp (OVC)

The voltage at VIN pin is constantly monitored once the device is enabled. In case input voltage exceeds the over-voltage protection threshold ($V_{\rm OVC}$), the output voltage will be clamped at the threshold voltage.

Under the over-voltage clamp (OVC) condition, the output voltage is clamped to the V_{OVC} level. The power dissipation in the internal FETs under this condition is P_{FET_OVC} =(VIN – V_{OVC}) x I_{OUT} , which can heat up the device and causes thermal shutdown when the temperature reaches TSD.

Programmable Current Limit and Over-Current Protection (OCP)

The AOZ18101DI-01/02 implemented current limit to ensure that the current through the switch does not exceed current limit threshold set by the external resistor RLIM.

The current limit threshold can be estimated using the equation below:

$$I_{LIM} = (0.7 + 3 \times 10^{-5} \times R_{LIM})$$

where R_{LIM} unit is in Ohm and I_{LIM} unit is in Ampere.

AOZ18101DI-01/02 continuously limits the output current when output is overloaded. Under this condition, the part is dissipating excessive power due to higher voltage drop across VIN to VOUT. If over current continues to exist, it will reach thermal shutdown threshold and the switch will be turned off.

For AOZ18101DI-01 Auto-Restart version, the power switch with be turn on again to restart after thermal shutdown is released.

For AOZ18101DI-02 Latch Off version, the power switch will only be turned on after toggling the EN/UVLO input logic to reset the device.

The AOZ18101DI-01/02 integrates a fast comparator which will trigger to turn off the switch at 160% of the current limit threshold set by ILIM pin. After the fast comparator turns off the switch, the switch will be turned on to regulate the current to the set current limit threshold.

Programming Soft Start

The output soft-start time can be programmed externally through SS pin. The output soft-start time can be estimated using the equations below:

$$t_{ON} = \frac{(C_{SS} + 0.07) \times VIN}{1.067}$$

where C_{SS} unit is in nF and t_{ON} unit is in ms.

The SS pin can be left floating (C_{SS} =Open) for the minimum soft-start time (0.75 ms for VIN=12 V).

The device has internal SOA management to protect the internal FETs. Design Tool is available to select the appropriate C_{SS} based on load and input voltage.

Blocking FET Driver (BFET)

When external blocking FET (N-Channel MOSFET) is used, connect the BFET pin to the gate of the blocking FET. The BFET pin charges the gate of the external FET when both the voltage at EN/UVLO pin is higher than V_{EN_H} and the input voltage is higher than the under-voltage lockout threshold, VIN > V_{UVLO_R}. The BFET pin discharges current from the gate of the external FET via a 29 k Ω internal discharge resistor, when either the voltage at EN/UVLO pin is lower than V_{EN_L} or the input voltage is lower than the under-voltage lockout threshold, VIN < (V_{UVLO_R} - V_{UVLO_HYS}).

AOZ18101DI-01/02 does not need external blocking FET to perform reverse current blocking as this function is integrated inside. This driver is available for application compatibility if external FET is already placed.



True Reverse Current Blocking (TRCB)

True reverse-current blocking prevents undesired current flow from output to input when power switch is in either on or off state. When device is enabled, power switch is quickly turned off whenever output voltage is higher than input voltage by $18\,\text{mV}$ (V_{T_TRCB}). Once the device detects the TRCB condition it will quickly turn off the switch in $1\,\mu\text{s}$ (t_{TRCB}). The power switch can be turned on again when VOUT < VIN.

Thermal Shut Down Protection (TSD)

Thermal shutdown protects device from excessive temperature. The power switch is turned off when the die temperature reaches thermal shutdown threshold of 140°C. There is a 30°C hysteresis. The power switch is allowed to turn on again if die temperature drops below approximately 110°C.

Input Capacitor Selection

The input capacitor prevents large voltage transients from appearing at the input, and provides the instantaneous current needed each time the switch turns on to charge output capacitors and to limit input voltage drop. It also prevents high-frequency noise on the power line from passing through to the output. The input capacitor should be located as close to the pin as possible. A minimum of $10\,\mu\text{F}$ ceramic capacitor should be used. A higher capacitor value is strongly recommended to further reduce the transient voltage drop at the input.

In some applications, a Transient Voltage Suppressor (TVS) can be added on the input side to ensure that the input voltage transients don't exceed the Absolute Maximum Ratings of the device.

Output Capacitor Selection

The output capacitor acts in a similar way. Also, the output capacitor has to supply enough current for a large load that it may encounter during system transient. This bulk capacitor must be large enough to supply fast transient load in order to prevent the output from dropping.

A Schottky diode can be added between the output and ground to absorb negative voltage spikes

Power Dissipation Calculation

Calculate the power dissipation for normal load condition using the following equation:

Power Dissipation = $R_{ON} \times (I_{OUT})^2$

Layout Guidelines

Good PCB layout is important for improving the thermal and overall performance of AOZ18101DI-01/02. To optimize the switch response time to output short-circuit conditions, keep all traces as short as possible to reduce the effect of unwanted parasitic inductance. Place the input and output bypass capacitors as close as possible to the VIN and VOUT pins. The input and output PCB traces should be as wide as possible. The input and output traces should be sized to carry at least twice the full-load current.

Place a decoupling capacitor as close as possible to the VIN and GND terminals of the device. Minimize the loop area formed by the bypass-capacitor connection, the VIN pins, and the GND pin (EXP) of the IC.

If protective devices such as TVS and Schottky diode are needed, place them physically close to the IC, and route with short traces to reduce inductance.

For the most efficient thermal dissipation, connect the exposed pad to the ground plane with thermal vias as many as possible.

Figure 11 shows example for the AOZ18101DI-01/02 layout. Note that the TVS and the Schottky diode are optional.







Figure 11. PCB Layout Example




Package Dimensions, DFN3x3-10L







RECOMMENDED LAND PATTERN



SYMBOLS	DIM. IN MM			DIM. IN INCH		
STIVIBULS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00		0.05	0.000	0.000	0.002
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	1.55	1.65	1.75	0.061	0.065	0.069
Е	2.90	3.00	3.10	0.114	0.118	0.122
E1	2.30	2.40	2.50	0.091	0.094	0.098
L	0.30	0.40	0.50	0.012	0.016	0.020
b	0.18	0.25	0.30	0.007	0.010	0.012
b1		0.25REF		0.010REF		
С	0.20REF			0.008REF		
е	0.50 BSC				0.020 BSC	
e1	0.50REF				0.02REF	•


NOTE:


- Dimensioning and tolerancing comply with ASME Y14.5M 1994. Controlled dimensions are in milimeters. 1.
- 2. Coplanarity applies to the exposed pad(s) and all termainal leads having metallization.


Rev. 1.1 August 2022 www.aosmd.com Page 12 of 14



Tape and Reel Dimensions, DFN3x3-10L










Part Marking



Part Number	Description	Marking Code
AOZ18101DI-01	Auto-Restart	BV01
AOZ18101DI-02	Latch Off	BV02

LEGAL DISCLAIMER

Applications or uses as critical components in life support devices or systems are not authorized. AOS does not assume any liability arising out of such applications or uses of its products. AOS reserves the right to make changes to product specifications without notice. It is the responsibility of the customer to evaluate suitability of the product for their intended application. Customer shall comply with applicable legal requirements, including all applicable export control rules, regulations and limitations.

AOS's products are provided subject to AOS's terms and conditions of sale which are set forth at: http://www.aosmd.com/terms_and_conditions_of_sale

LIFE SUPPORT POLICY

ALPHA AND OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Rev. 1.1 August 2022 www.aosmd.com Page 14 of 14



Document No.	PD-04013
Version	A
Title	AOZ18101DI-02 Marking Description

DFN3x3A Power IC PACKAGE MARKING DESCRIPTION

BV02 YWLT

Green product

NOTE:

BV - Part number code

02 -Special code & Option Code


Y - Year code W - Week code L&T - Assembly lot code


PART NO.	PART NO. DESCRIPTION	
AOZ18101DI-02	Green product	BV02



Document No.	PO-00366
Version	А

DFN3x3B_10L_EP1_S PACKAGE OUTLINE





TOP VIEW


// 0.10 C

O.08 C

Seating Plane

SIDE VIEW

RECOMMENDED LAND PATTERN



SYMBOLS	DIM. IN MM			DIM. IN INCH		
21 INIBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.80	0.90	1.00	0.031	0.035	0.039
A1	0.00		0.05	0.000		0.002
D	2.90	3.00	3.10	0.114	0.118	0.122
D1	1.55	1.65	1.75	0.061	0.065	0.069
E	2.90	3.00	3.10	0.114	0.118	0.122
E1	2.30	2.40	2.50	0.091	0.094	0.098
L	0.30	0.40	0.50	0.012	0.016	0.020
b	0.18	0.25	0.30	0.007	0.010	0.012
b1		0.25REF			0.010REF	
С	0.20REF			0.008REF		
е	0.50 BSC				0.020 BS0	
e1	0.50REF				0.020REF	

NOTE:

- 1. Dimensioning and tolerancing comply with ASME Y14.5M 1994.
- 2. Controlled dimensions are in milimeters.
- 3. Coplanarity applies to the exposed pad(s) and all termainal leads having metallization.



AOS Semiconductor Product Reliability Report

AOZ18101DI rev A

Plastic Encapsulated Device

ALPHA & OMEGA Semiconductor, Inc

475 Oakmead Parkway Sunnyvale, CA 94085 United States

Tel: (408)830-9742 www.aosmd.com



The AOS product reliability report summarizes the qualification results for AOZ18101DI in DFN3X3-10L package. Accelerated environmental tests are performed on a specific sample size, samples are electrically tested before and after each stress time point. Review of final electrical test results confirm that AOZ18101DI pass the AOS quality and reliability requirements. The released products will be categorized by its process family and routinely monitored for continuous improvement of product quality.

I. Reliability Stress Test Summary and Results

Test Item	Test Condition	Time Point	Sample Size / Lots	Number of Failures	Reference Standard
HTOL	$T_J = 125^{\circ}C$, $V_{IN} = 20V$	168 / 500 / 1000 hours	231 pcs (3 lots)	0	JESD22-A108
Preconditioning (Note A)	T _A = 85°C, RH = 85% + 3 cycle reflow @ 260°C (MSL 3)	168hours	924 pcs (3 lots)	0	JESD22-A113
HAST	T _A = 130°C, RH = 85%, P = 33.3psia, V _{IN} = 20V	96 hours	231 pcs (3 lots)	0	JESD22-A110
Temperature Cycle	T _A = -65°C to 150°C, air to air	500 / 1000 cycles	231 pcs (3 lots)	0	JESD22-A104
HTSL	T _A = 150°C	1000 hours	231 pcs (3 lots)	0	JESD22-A103
Autoclave	T _A = 121°C, RH = 100%, P =29.7psia	96 hours	231 pcs	0	JESD22-A102
HTGB (MOSFET)	T _J = 150°C, V _{GS} = 12V	168 / 500 hours	231 (3 lots)	0	JESD22-A108
HTRB (MOSFET)	T _J = 150°C, V _{DS} = 30V	168 / 500 hours	231 (3 lots)	0	JESD22-A108

Note: The reliability data presents total of available generic data up to the published date.

Note A: MSL (Moisture Sensitivity Level) 3 based on J-STD-020



II. Reliability Evaluation

The presentation of FIT rate for the individual product reliability is restricted by the actual burn-in sample size of the product technology. Failure Rate Determination is based on JEDEC Standard JESD 85.

FIT rate (failures per billion device hours): 0.396

MTTF = 2713.4 million hrs

Condition: $V_o = 14V$, $T_o = 55$ °C, $V_{s(IC)} = 20V$, $V_{s(MOSFET)} = 30V$, $T_{s(IC)} = 140$ °C and $T_{s(MOSFET)} = 150$ °C

Sample Size: MOSFET = 6,153, IC = 640

The failure rate (λ) is calculated as follows:

 $\lambda = \chi^2[CL,(2f+2)]/2 \times [1/(SS \times t \times AF)];$ [equation 1]

where

CL = % of confidence level

f = number of failure

SS = sample size

t = stress time

Looking up the $\chi^2/2$ table for zero failure (burn-in) with 60% confidence, the value of χ^2 [CL,(2f+2)] /2 is 0.92.

The Acceleration Factor (AF) is calculated from the following formula (both temperature and voltage acceleration factors are used in the final acceleration factor calculation):

AF = AF_T x AF_V = exp[(E_a/k) x (1/T₀-1/T_s)] x exp[β (Vs-Vo)] where

E_a = activation energy

k = Boltzmann constant

 $T_{\text{o}} = operating \; T_{\text{J}}$

 $T_s = stress T_J$

V_s = stress voltage

Vo = operating voltage

 β = voltage acceleration coefficient

Assuming typical operating environment, $V_o = 14V$, $T_o = 55^{\circ}C$, $E_a = 0.7eV$, $V_{s(IC)} = 20V$, $V_{s(MOSFET)} = 30V$, $T_{s(IC)} = 125^{\circ}C$ and $T_{s(MOSFET)} = 150^{\circ}C$, $\beta = 0.5$ (silicon defect)

$$AF(DriverIC) = exp\left[\left(\frac{0.7}{8.617E - 5}\right) \bullet \left(\frac{1}{273 + 55} - \frac{1}{273 + 140}\right)\right] \bullet exp[0.5 \bullet (20V - 14V)]$$

$$AF(MOSFET) = exp\left[\left(\frac{0.7}{8.617E - 5}\right) \cdot \left(\frac{1}{273 + 55} - \frac{1}{273 + 150}\right)\right] \cdot exp[0.5 \cdot (30V - 14V)]$$

Substituting the values in equation 1, we have $\lambda = 2 \cdot \lambda(MOSFET) + \lambda(DriverIC) =$

$$0.92 \bullet \frac{1}{Sample\ Size \bullet\ Stress\ Duration \bullet\ AF(MOSFET)} + \frac{1}{sample\ Size \bullet\ Stress\ Duration \bullet\ AF(DriverIC)} hr^{-1}$$

 $\lambda = 0.369 \ 10^{-9} \ hr^{-1}$ or 0.369 FIT; MTTF = $(1/\lambda) = 2713.4$ million hrs = 309,745 years


The calculation shows failure rate is 0.369 FIT, MTTF is 2713.4 million hours under typical operating conditions.



III. ESD and Latch Up Test Results

Test	Test Conditions	Total Sample Size	Number of Failures	Reference Standard
Electrostatic Discharge Human Body Model	T _A = 25°C, +/-4kV	10	0	JESD-A114
Electrostatic Discharge Charged Device Model	T _A = 25°C, +/-1kV	10	0	JESD-C101
Latch Up	T _A = 25°C, +/-200mA, 1.27x OV	10	0	JESD78
Latch Up	T _A = 125°C, +/-200mA, 1.27x OV	10	0	JESD78


Note: ATE results are used to determine PASS/FAIL. Parametric shift<10%.




DFN3x3-10L (Top Transparent View)



DFN3x3_EP Tape and Reel Data





DFN3x3_EP Tape and Reel Data

