

AOD464

N-Channel Enhancement Mode Field Effect Transistor

General Description



The AOD464 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in high voltage synchronous rectification, load switching and general purpose applications.

- RoHS Compliant
- Halogen Free*

Features

$V_{DS} (V) = 105V$
 $I_D = 40 A \quad (V_{GS} = 10V)$
 $R_{DS(ON)} < 28 m\Omega \quad (V_{GS} = 10V) @ 20A$
 $R_{DS(ON)} < 31 m\Omega \quad (V_{GS} = 6V)$

100% UIS Tested!
100% Rg Tested!



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	105	V
Gate-Source Voltage	V_{GS}	± 25	V
Continuous Drain Current	I_D	40	A
$T_C=100^\circ C$		28	
Pulsed Drain Current ^C	I_{DM}	80	
Avalanche Current ^C	I_{AR}	20	A
Repetitive avalanche energy $L=0.1mH$ ^C	E_{AR}	20	mJ
Power Dissipation ^B	P_D	100	W
$T_C=100^\circ C$		50	
Power Dissipation ^A	P_{DSM}	2.3	W
$T_A=70^\circ C$		1.5	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	°C

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	15	18	°C/W
Steady-State		45	55	°C/W
Maximum Junction-to-Case ^B	$R_{\theta JC}$	1	1.5	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=10\text{mA}, V_{GS}=0\text{V}$	105			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=84\text{V}, V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$		1		μA
				5		
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 25\text{V}$			100	nA
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.5	3.2	4	V
$I_{\text{D(ON)}}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	80			A
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$		21.5	28	$\text{m}\Omega$
		$T_J=125^\circ\text{C}$		32	40	
		$V_{GS}=6\text{V}, I_D=20\text{A}$		24	31	
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		50		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.73	1	V
I_S	Maximum Body-Diode Continuous Current				55	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=25\text{V}, f=1\text{MHz}$		2038	2445	pF
C_{oss}	Output Capacitance			204		pF
C_{rss}	Reverse Transfer Capacitance			85		pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$		1.3	1.56	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$		38.5	46	nC
Q_{gs}	Gate Source Charge			8		nC
Q_{gd}	Gate Drain Charge			10		nC
$t_{\text{D(on)}}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.7\Omega, R_{\text{GEN}}=3\Omega$		12.7		ns
t_r	Turn-On Rise Time			8.2		ns
$t_{\text{D(off)}}$	Turn-Off DelayTime			31.5		ns
t_f	Turn-Off Fall Time			11.2		ns
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		59.6	74	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=100\text{A}/\mu\text{s}$		161		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The Power dissipation P_{DSM} is based on $R_{\theta JA}$ and the maximum allowed junction temperature of 150°C . The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B. The power dissipation P_D is based on $T_{J(\text{MAX})}=175^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature $T_{J(\text{MAX})}=175^\circ\text{C}$.

D. The $R_{\theta JA}$ is the sum of the thermal impedance from junction to case $R_{\theta JC}$ and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(\text{MAX})}=175^\circ\text{C}$.

G. The maximum current rating is limited by bond-wires.

H. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

*This device is guaranteed green after data code 8X11 (Sep 1ST 2008).

Rev1: Sep. 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE. Rev0: July2005


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)




Figure 14: Current De-rating (Note B)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms




Diode Recovery Test Circuit & Waveforms






TO252 PACKAGE OUTLINE



RECOMMENDED LAND PATTERN



SYMBOLS	DIMENSION IN MM			DIMENSION IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	2.184	2.286	2.400	0.086	0.090	0.094
A1	0.000	---	0.200	0.000	---	0.008
A2	0.889	1.041	1.170	0.035	0.041	0.046
b	0.635	0.762	0.889	0.025	0.030	0.035
b1	0.680	0.840	1.143	0.027	0.033	0.045
b2	4.953	5.340	5.500	0.195	0.210	0.217
c	0.450	0.508	0.610	0.018	0.020	0.024
c1	0.450	0.508	0.630	0.018	0.020	0.025
D	5.969	6.096	6.223	0.235	0.240	0.245
D1	5.210	5.249	5.380	0.205	0.207	0.212
E	6.350	6.604	6.800	0.250	0.260	0.268
E1	4.318	4.826	4.920	0.170	0.190	0.194
e	2.286 BSC			0.090 BSC		
e1	4.572 BSC			0.180 BSC		
H	9.398	10.033	10.500	0.370	0.395	0.413
L	1.270	1.520	2.032	0.050	0.060	0.080
L1	2.921 REF.			0.115 REF.		
L2	0.408	0.508	0.608	0.016	0.020	0.024
L3	0.889	1.016	1.270	0.035	0.040	0.050
L4	0.600	---	1.016	0.024	---	0.040

NOTE:

1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS. MOLD FLASH SHOULD BE LESS THAN 6 MILS.
2. DIMENSION L IS MEASURED IN GAUGE PLANE.
3. TOLERANCE 0.10 mm UNLESS OTHERWISE SPECIFIED.
4. CONTROLLING DIMENSION IS MILLIMETER. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
5. REFER TO JEDEC TO-252 (AA).



AOS Semiconductor Product Reliability Report

AOD464, rev D

Plastic Encapsulated Device

ALPHA & OMEGA Semiconductor, Inc

www.aosmd.com



This AOS product reliability report summarizes the qualification result for AOD464. Accelerated environmental tests are performed on a specific sample size, and then followed by electrical test at end point. Review of final electrical test result confirms that AOD464 passes AOS quality and reliability requirements. The released product will be categorized by the process family and be routine monitored for continuously improving the product quality.

Table of Contents:

- I. Product Description
- II. Package and Die information
- III. Reliability Stress Test Summary and Results
- IV. Reliability Evaluation

I. Product Description:

The AOD464 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in high voltage synchronous rectification , load switching and general purpose applications.

Details refer to the datasheet.

II. Die / Package Information:

	AOD464
Process	Standard sub-micron 105V N-Channel MOSFET
Package Type	TO252
Lead Frame	Bare Cu
Die Attach	Solder Paste
Bond	Al wire
Mold Material	Epoxy resin with silica filler
Moisture Level	Level 1

III. Reliability Stress Test Summary and Results

Test Item	Test Condition	Time Point	Total Sample Size	Number of Failures	Reference Standard
HTGB	Temp = 150°C , Vgs=100% of Vgsmax	168 / 500 / 1000 hours	924 pcs	0	JESD22-A108
HTRB	Temp = 150°C , Vds=80% of Vdsmax	168 / 500 / 1000 hours	924 pcs	0	JESD22-A108
MSL Precondition	168hr 85°C / 85%RH + 3 cycle reflow@260°C (MSL 1)	-	5313 pcs	0	JESD22-A113
HAST	130°C , 85%RH, 33.3 psia, Vds = 80% of Vdsmax up to 42V	96 hours	924 pcs	0	JESD22-A110
H3TRB	85°C , 85%RH, Vds = 80% of Vdsmax up to 100V	1000 hours	924 pcs	0	JESD22-A101
Autoclave	121°C , 29.7psia, RH=100%	96 hours	924 pcs	0	JESD22-A102
Temperature Cycle	-65°C to 150°C , air to air,	250 / 500 cycles	924 pcs	0	JESD22-A104
HTSL	Temp = 150°C	1000 hrs	924 pcs	0	JESD22-A103
Power Cycling	Δ Tj = 100°C	15000 cycles	693 pcs	0	AEC Q101

Note: The reliability data presents total of available generic data up to the published date.

IV. Reliability Evaluation

FIT rate (per billion): 3.27

MTTF = 34926 years

The presentation of FIT rate for the individual product reliability is restricted by the actual burn-in sample size. Failure Rate Determination is based on JEDEC Standard JESD 85. FIT means one failure per billion hours.

$$\text{Failure Rate} = \text{Chi}^2 \times 10^9 / [2 (N) (H) (Af)] = 3.27$$

$$\text{MTTF} = 10^9 / \text{FIT} = 34926 \text{ years}$$

Chi² = Chi Squared Distribution, determined by the number of failures and confidence interval

N = Total Number of units from burn-in tests

H = Duration of burn-in testing

Af = Acceleration Factor from Test to Use Conditions (Ea = 0.7eV and Tuse = 55°C)

Acceleration Factor [Af] = Exp [Ea / k (1/T_j u - 1/T_j s)]

Acceleration Factor ratio list:

	55 deg C	70 deg C	85 deg C	100 deg C	115 deg C	130 deg C	150 deg C
Af	259	87	32	13	5.64	2.59	1

T_j s = Stressed junction temperature in degree (Kelvin), K = C+273.16

T_j u =The use junction temperature in degree (Kelvin), K = C+273.16

k = Boltzmann's constant, 8.617164 X 10⁻⁵eV / K